

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures

Mehdi Elahi

melahi@aggies.ncat.edu

Department of Computer Systems Technology,
North Carolina A&T State University
Greensboro, North Carolina, USA

Abdel-Hameed A. Badawy

badawy@nmsu.edu

Klipsch School of ECE,
New Mexico State University
Las Cruces, New Mexico, USA

Mohamed R. Elshamy

elshamy@nmsu.edu

Klipsch School of ECE,
New Mexico State University
Las Cruces, New Mexico, USA

Ahmad Patooghy

apatooghy@ncat.edu

Department of Computer Systems Technology,
North Carolina A&T State University
Greensboro, North Carolina, USA

Abstract

3D-stacked High Bandwidth Memory (HBM) architectures provide high-performance memory interactions to address the well-known performance challenge, namely the memory wall. However, these architectures are susceptible to thermal vulnerabilities due to the inherent vertical adjacency that occurs during the manufacturing process of HBM architectures. We anticipate that adversaries may exploit the intense vertical and lateral adjacency to design and develop thermal performance degradation attacks on the memory banks that host data/instructions from victim applications. In such attacks, the adversary manages to inject short and intense heat pulses from vertically and/or laterally adjacent memory banks, creating a convergent thermal wave that maximizes impact and delays the victim application from accessing its data/instructions. As the attacking application does not access any out-of-range memory locations, it can bypass both design-time security tests and the operating system's memory management policies. In other words, since the attack mimics legitimate workloads, it will be challenging to detect.

Keywords

3D-Stacked Memory, HBM, Thermal Attack, Thermal Coupling, Security

1 Introduction

The growing disparity between processor performance and memory access speed—commonly referred to as the memory wall—has become a critical bottleneck in modern computing systems [4]. As computational throughput scales rapidly across domains such as artificial intelligence (AI), high-performance computing (HPC), and data-intensive edge workloads, the demand for memory bandwidth has outpaced the capabilities of conventional memory technologies. High Bandwidth Memory (HBM), architectures enabled by 3D-stacking and interposer-based integration, has emerged as a key architectural solution to address this fundamental challenge.

HBM distinguishes itself from traditional memory designs through its deep stacking of dynamic random-access memory (DRAM) dies and its wide, parallel memory channel organization. As depicted in the left panel of Figure 1, each HBM stack integrates multiple

dies interconnected using through-silicon vias (TSVs), forming vertically aligned banks that feed into a high-speed interface. These stacks are placed on a silicon interposer alongside compute units, allowing thousands of fine-pitch interconnects that deliver an order-of-magnitude improvement in memory bandwidth compared to off-package memory. The physical configuration—comprising wide I/O channels, multiple stack depths, and tightly coupled routing paths—enables high-bandwidth and low-latency data transfers critical for bandwidth-hungry workloads.

HBM offers massive throughput through increased stack depth and widened I/O channels, but its scalability introduces system-level challenges in power delivery, thermal management, and sustaining linear bandwidth across multiple stacks due to complex package-level integration [2]. These issues must be addressed to fully harness next-generation HBM performance. Beyond memory research, HBM is critical in domains such as AI model training, where it accelerates tensor streaming in matrix multiplications; HPC workloads like climate modeling, physics, and genomics, which demand sustained bandwidth alongside compute throughput; and emerging edge computing platforms, where heterogeneous integration leverages HBM to balance real-time responsiveness with tight power constraints. As such, HBM is not only a key solution to the memory wall but also a foundational technology shaping future architectures across cloud, edge, and exascale systems through ongoing advances in organization, scalability, and system integration.

While HBM provides significant performance benefits, its 3D-stacked design also introduces degrees of architectural vulnerability stemming from vertical and lateral die adjacency, routing density, and thermal coupling. These aspects create non-trivial scaling challenges that remain insufficiently explored in current literature. In this work, we analyze these limitations in detail, offering new insights into how stack organization and interposer-level integration influence both performance scalability and reliability. Our contributions highlight critical design considerations that must be addressed to fully exploit HBM in next-generation AI, HPC, and edge computing platforms.

2 HBM Vulnerability

Heat propagation in 3D-stacked HBM is inherently anisotropic. Within a die, banks are located laterally on the same silicon layer,




Figure 1: Thermal interaction map for a 4×4×8 HBM stack showing lateral coupling and vertical paths within and across layers

so heat primarily spreads in-plane, where the thermal conductivity of silicon is high and adjacent active regions are strongly coupled. Across dies, however, heat must traverse bonding interfaces, dielectrics, and TSVs, introducing substantially higher resistance than in-plane conduction. Consequently, lateral (intra-layer) heat spreading is faster and more effective than vertical (cross-layer) transport, and deeper stacks exhibit amplified temperature gradients. Layers farther from the primary heat sink—typically adjacent to the logic die—accumulate excess heat, while TSV placement and density further shape non-uniform vertical flow, influencing hotspot formation [2].

This anisotropic behavior can be modeled by a compact RC thermal model depicted in Figure 1- "RC_Lattice_Model" [3]. Let $T_i(t)$ denote the temperature of bank i and $P_i(t)$ its power input. Lateral heat transfer between adjacent banks i and j is modeled as shown in Eqn. 1.

$$Q_{i \rightarrow j}^{lat}(t) = \frac{T_i(t) - T_j(t)}{R_{th}^{lat}(i, j)}, \quad (1)$$

where R_{th}^{lat} reflects silicon's in-plane conductivity and geometric adjacency. Similarly, vertical transfer between aligned banks i and k across layers is expressed in Eqn. 2.

$$Q_{i \rightarrow k}^{vert}(t) = \frac{T_i(t) - T_k(t)}{R_{th}^{vert}(i, k)}, \quad (2)$$

with R_{th}^{vert} generally much larger due to inter-die materials and interfaces. Aggregating all banks yields the standard RC network representation (Figure 1), the head can be expressed as Eqn. 3.

$$C \frac{dT(t)}{dt} + G T(t) = P(t), \quad (3)$$

where C is the diagonal thermal capacitance matrix and G encodes both the lateral and the vertical conductances. In practice, lateral conductances dominate within a die, while vertical pathways are bottlenecked by interface layers and TSV topology [1].

Independent of specific memory-stack implementations, the fundamental imbalance between lateral and vertical conduction governs thermal behavior. Strong lateral coupling enables heat from active banks to quickly affect neighboring banks of the same layer, whereas relatively weak vertical conduction delays dissipation toward the heat sink. We project that the vertical and lateral proximity

of HBM banks enables attackers to engineer thermal attacks that leverage convergent heat fluxes. In such attacks, a malicious actor injects short bursts of intense computational activity, effectively, heat pulses, into memory banks located adjacent (vertically and laterally) to those occupied by victim applications. Through careful coordination, these pulses coalesce into a powerful thermal wave that, despite any additional activity, increases the temperature of the victim's memory banks, thus activating preventive measures of thermal management, preventing access to critical data/instructions, and affecting the application performance.

3 Conclusions

This work exposes a novel security vulnerability in 3D-stacked High Bandwidth Memory (HBM) systems, arising from the fundamental vertical and lateral adjacency inherent to their manufacturing process. By strategically orchestrating synchronized thermal pulses across vertically and laterally adjacent banks, our proposed methodology generates convergent thermal waves that degrade victim application performance while remaining virtually undetectable by conventional security and monitoring approaches. Through simulation-driven validation, we could demonstrate the feasibility and stealth of these thermal performance degradation attacks, underlining a critical new attack surface within contemporary memory architectures. Our findings highlight the urgent need for security mechanisms that address not just digital, but also physical and thermal interdependencies in emerging high-performance memory systems.

References

- [1] Aditya Agrawal, Josep Torrellas, and Sachin Idgunji. 2017. Xylem: Enhancing vertical thermal conduction in 3D processor-memory stacks. In *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture*. 546–559.
- [2] Seung-Hoon Lee, Su-Jong Kim, Ji-Su Lee, and Seok-Ho Rhi. 2025. Thermal Issues Related to Hybrid Bonding of 3D-Stacked High Bandwidth Memory: A Comprehensive Review. *Electronics* 14, 13 (2025), 2079–2092.
- [3] Jie Meng, Katsutoshi Kawakami, and Ayse K Coskun. 2012. Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints. In *Proceedings of the 49th Annual Design Automation Conference (DAC'12)*. 648–655.
- [4] Ronglong Wu, Shuyue Zhou, Jiahao Lu, Zhirong Shen, Zikang Xu, Jiwu Shu, Kunlin Yang, Feilong Lin, and Yiming Zhang. 2024. Removing Obstacles before Breaking Through the Memory Wall: A Close Look at {HBM} Errors in the Field. In *2024 USENIX Annual Technical Conference (USENIX ATC'24)*. 851–867.